Wafer-level testing and test during burn-in for integrated circuits
Saved in:
| Hovedforfatter: | |
|---|---|
| Institution som forfatter: | |
| Andre forfattere: | |
| Format: | Electronisk eBog |
| Sprog: | engelsk |
| Udgivet: |
Boston :
Artech House,
2010.
|
| Serier: | Artech House integrated microsystems series.
|
| Fag: | |
| Online adgang: | An electronic book accessible through the World Wide Web; click to view |
| Tags: |
Ingen Tags, Vær først til at tagge denne postø!
|
Lignende værker: Wafer-level testing and test during burn-in for integrated circuits
- Power-constrained testing of VLSI circuits
- Foundations for microstrip circuit design /
- An engineer's guide to automated testing of high-speed interfaces
- Compact models for integrated circuit design : conventional transistors and beyond /
- VLSI test principles and architectures design for testability /
- Understanding fabless IC technology