Bahukudumbi, S., & Chakrabarty, K. (2010). Wafer-level testing and test during burn-in for integrated circuits. Artech House.
Successfully copied to clipboard
Copying to clipboard failed
Dyfyniad Arddull Chicago
Bahukudumbi, Sudarshan, and Krishnendu Chakrabarty. Wafer-level Testing and Test During Burn-in for Integrated Circuits. Boston: Artech House, 2010.
Successfully copied to clipboard
Copying to clipboard failed
Dyfyniad MLA
Bahukudumbi, Sudarshan, and Krishnendu Chakrabarty. Wafer-level Testing and Test During Burn-in for Integrated Circuits. Artech House, 2010.
Successfully copied to clipboard
Copying to clipboard failed
Rhybudd: Mae'n bosib nad yw'r dyfyniadau hyn bob amser yn 100% cywir.