Verification by error modeling using testing techniques in hardware verification /
Saved in:
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Boston :
Kluwer Academic Publishers,
2003.
|
| Series: | Frontiers in electronic testing ;
25. |
| Subjects: | |
| Online Access: | An electronic book accessible through the World Wide Web; click to view |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Verification by error modeling
- VLSI test principles and architectures design for testability /
- Mixed analog-digital VLSI devices and technology
- VLSI custom microelectronics digital, analog, and mixed-signal /
- Power-constrained testing of VLSI circuits
- A one-semester course in modeling of VLSI interconnections /
- VLSI and computer architecture