Tohutoro APA (7th ed.)
Radecka, K., & Zilic, Z. (2003). Verification by error modeling: Using testing techniques in hardware verification. Kluwer Academic Publishers.
Tohutoru Kātū Chicago (17th ed.)
Radecka, Katarzyna, me Zeljko Zilic. Verification by Error Modeling: Using Testing Techniques in Hardware Verification. Boston: Kluwer Academic Publishers, 2003.
Tohutoro MLA (9th ed.)
Radecka, Katarzyna, me Zeljko Zilic. Verification by Error Modeling: Using Testing Techniques in Hardware Verification. Kluwer Academic Publishers, 2003.
Kia tūpato: Kāore pea ēnei kupu hautoa i te ōrite pū 100%.