Verification by error modeling using testing techniques in hardware verification /

Saved in:

Bibliographic Details
Main Author:	Radecka, Katarzyna
Corporate Author:	ebrary, Inc
Other Authors:	Zilic, Zeljko
Format:	Electronic eBook
Language:	English
Published:	Boston : Kluwer Academic Publishers, 2003.
Series:	Frontiers in electronic testing ; 25.
Subjects:	Integrated circuits > Very large scale integration > Computer-aided design. Integrated circuits > Verification. Error analysis (Mathematics) Electronic books.
Online Access:	An electronic book accessible through the World Wide Web; click to view
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!

Similar Items