Verification by error modeling using testing techniques in hardware verification /
Wedi'i Gadw mewn:
| Prif Awdur: | |
|---|---|
| Awdur Corfforaethol: | |
| Awduron Eraill: | |
| Fformat: | Electronig eLyfr |
| Iaith: | Saesneg |
| Cyhoeddwyd: |
Boston :
Kluwer Academic Publishers,
2003.
|
| Cyfres: | Frontiers in electronic testing ;
25. |
| Pynciau: | |
| Mynediad Ar-lein: | An electronic book accessible through the World Wide Web; click to view |
| Tagiau: |
Ychwanegu Tag
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|