Verification techniques for system-level design
Salvato in:
| Autore principale: | |
|---|---|
| Ente Autore: | |
| Altri autori: | , |
| Natura: | Elettronico eBook |
| Lingua: | inglese |
| Pubblicazione: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
c2008.
|
| Serie: | Morgan Kaufmann series in systems on silicon.
|
| Soggetti: | |
| Accesso online: | An electronic book accessible through the World Wide Web; click to view |
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
Documenti analoghi: Verification techniques for system-level design
- ESL design and verification a prescription for electronic system-level methodology /
- Networks on chips technology and tools /
- Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores /
- Comprehensive functional verification the complete industry cycle
- Verification of systems and circuits using LOTOS, Petri Nets, and CCS
- Network-on-chip : the next generation of system-on-chip integration /