Verification techniques for system-level design
Saved in:
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | , |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
c2008.
|
| Series: | Morgan Kaufmann series in systems on silicon.
|
| Subjects: | |
| Online Access: | An electronic book accessible through the World Wide Web; click to view |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Verification techniques for system-level design
- ESL design and verification a prescription for electronic system-level methodology /
- Networks on chips technology and tools /
- Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores /
- Comprehensive functional verification the complete industry cycle
- Verification of systems and circuits using LOTOS, Petri Nets, and CCS
- Network-on-chip : the next generation of system-on-chip integration /