Verification techniques for system-level design
Saved in:
| Hovedforfatter: | |
|---|---|
| Institution som forfatter: | |
| Andre forfattere: | , |
| Format: | Electronisk eBog |
| Sprog: | engelsk |
| Udgivet: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
c2008.
|
| Serier: | Morgan Kaufmann series in systems on silicon.
|
| Fag: | |
| Online adgang: | An electronic book accessible through the World Wide Web; click to view |
| Tags: |
Ingen Tags, Vær først til at tagge denne postø!
|
Lignende værker: Verification techniques for system-level design
- ESL design and verification a prescription for electronic system-level methodology /
- Networks on chips technology and tools /
- Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores /
- Comprehensive functional verification the complete industry cycle
- Verification of systems and circuits using LOTOS, Petri Nets, and CCS
- Network-on-chip : the next generation of system-on-chip integration /