Logic-timing simulation and the degradation delay model
Tallennettuna:
| Päätekijä: | |
|---|---|
| Yhteisötekijä: | |
| Muut tekijät: | , |
| Aineistotyyppi: | Elektroninen E-kirja |
| Kieli: | englanti |
| Julkaistu: |
London :
Imperial College Press,
c2006.
|
| Aiheet: | |
| Linkit: | An electronic book accessible through the World Wide Web; click to view |
| Tagit: |
Ei tageja, Lisää ensimmäinen tagi!
|
Samankaltaisia teoksia: Logic-timing simulation and the degradation delay model
- Introduction to digital systems modeling, synthesis, and simulation using VHDL /
- Logically determined design clockless system design with NULL convention logic /
- Digital design and computer architecture
- Rapid system prototyping with FPGAs
- Boolean circuit rewiring : bridging logical and physical designs /
- The digital consumer technology handbook a comprehensive guide to devices, standards, future directions, and programmable logic solutions /