Logic-timing simulation and the degradation delay model
Shranjeno v:
| Glavni avtor: | |
|---|---|
| Korporativna značnica: | |
| Drugi avtorji: | , |
| Format: | Elektronski eKnjiga |
| Jezik: | angleščina |
| Izdano: |
London :
Imperial College Press,
c2006.
|
| Teme: | |
| Online dostop: | An electronic book accessible through the World Wide Web; click to view |
| Oznake: |
Brez oznak, prvi označite!
|
Podobne knjige/članki: Logic-timing simulation and the degradation delay model
- Introduction to digital systems modeling, synthesis, and simulation using VHDL /
- Logically determined design clockless system design with NULL convention logic /
- Digital design and computer architecture
- Rapid system prototyping with FPGAs
- Boolean circuit rewiring : bridging logical and physical designs /
- The digital consumer technology handbook a comprehensive guide to devices, standards, future directions, and programmable logic solutions /