FSM-based digital design using Verilog HDL

Saved in:
Bibliographic Details
Main Author: Minns, Peter D.
Corporate Author: ebrary, Inc
Other Authors: Elliott, Ian D.
Format: Electronic eBook
Language:English
Published: Chichester, England ; Hoboken, NJ : J. Wiley & Sons, c2008.
Subjects:
Online Access:An electronic book accessible through the World Wide Web; click to view
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000nam a2200000 a 4500
001 0000109902
005 20171002055751.0
006 m u
007 cr cn|||||||||
008 071023s2008 enka sb 001 0 eng
010 |z  2007043838 
015 |a GBA804994  |2 bnb 
016 7 |z 014488216  |2 Uk 
020 |z 9780470060704 
020 |z 0470060700 
035 |a (CaPaEBR)ebr10301213 
035 |a (OCoLC)647785527 
040 |a CaPaEBR  |c CaPaEBR 
050 1 4 |a TK7885.7  |b .M54 2008eb 
082 0 4 |a 004/.33  |2 22 
100 1 |a Minns, Peter D. 
245 1 0 |a FSM-based digital design using Verilog HDL  |h [electronic resource] /  |c Peter Minns, Ian Elliott. 
246 3 |a Finite state machine based digital design using Verilog HDL 
260 |a Chichester, England ;  |a Hoboken, NJ :  |b J. Wiley & Sons,  |c c2008. 
300 |a xiii, 391 p. :  |b ill. 
504 |a Includes bibliographical references and index. 
533 |a Electronic reproduction.  |b Palo Alto, Calif. :  |c ebrary,  |d 2013.  |n Available via World Wide Web.  |n Access may be limited to ebrary affiliated libraries. 
650 0 |a Verilog (Computer hardware description language) 
650 0 |a Digital electronics. 
650 0 |a Sequential machine theory. 
655 7 |a Electronic books.  |2 local 
700 1 |a Elliott, Ian D. 
710 2 |a ebrary, Inc. 
856 4 0 |u http://site.ebrary.com/lib/daystar/Doc?id=10301213  |z An electronic book accessible through the World Wide Web; click to view 
908 |a 170314 
942 0 0 |c EB 
999 |c 99052  |d 99052