Hybrid parallel execution model for logic-based specification languages
Guardado en:
| Autor principal: | |
|---|---|
| Autor Corporativo: | |
| Otros Autores: | |
| Formato: | Electrónico eBook |
| Lenguaje: | inglés |
| Publicado: |
Singapore ; New Jersey :
World Scientific,
c2001.
|
| Colección: | Series on software engineering and knowledge engineering ;
v. 10. |
| Materias: | |
| Acceso en línea: | An electronic book accessible through the World Wide Web; click to view |
| Etiquetas: |
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares: Hybrid parallel execution model for logic-based specification languages
- Hybrid parallel execution model for logic-based specification languages
- VHDL for logic synthesis
- VHDL for logic synthesis
- Verilog Quickstart a practical guide to simulation and synthesis in Verilog /
- VHDL-2008 just the new stuff /
- Verilog Quickstart a practical guide to simulation and synthesis in Verilog /