VHDL for logic synthesis
Spremljeno u:
| Glavni autor: | |
|---|---|
| Autor kompanije: | |
| Format: | Elektronički e-knjiga |
| Jezik: | engleski |
| Izdano: |
Chichester, West Sussex, U.K. :
Wiley,
2011.
|
| Izdanje: | 3rd ed. |
| Teme: | |
| Online pristup: | An electronic book accessible through the World Wide Web; click to view |
| Oznake: |
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
Slični predmeti: VHDL for logic synthesis
- VHDL-2008 just the new stuff /
- Computer principles and design in Verilog HDL /
- Verilog Quickstart a practical guide to simulation and synthesis in Verilog /
- Architectures for computer vision : from algorithm to chip with Verilog /
- Hybrid parallel execution model for logic-based specification languages
- The designer's guide to VHDL