Text this: Design methodology for RF CMOS phase lock loops