Anfonwch hwn fel neges destun: Design methodology for RF CMOS phase lock loops