VHDL for logic synthesis
I tiakina i:
Kaituhi matua: | Rushton, Andrew |
---|---|
Kaituhi rangatōpū: | ebrary, Inc |
Hōputu: | Tāhiko īPukapuka |
Reo: | Ingarihi |
I whakaputaina: |
Chichester, West Sussex, U.K. :
Wiley,
2011.
|
Putanga: | 3rd ed. |
Ngā marau: | |
Urunga tuihono: | An electronic book accessible through the World Wide Web; click to view |
Ngā Tūtohu: |
Tāpirihia he Tūtohu
Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!
|
Ngā tūemi rite
VHDL-2008 just the new stuff /
mā: Ashenden, Peter J.
I whakaputaina: (2008)
mā: Ashenden, Peter J.
I whakaputaina: (2008)
Fundamentals of digital logic : with VHDL design /
mā: Brown, Stephen
I whakaputaina: (2009)
mā: Brown, Stephen
I whakaputaina: (2009)
Hybrid parallel execution model for logic-based specification languages
mā: Tsai, Jeffrey J.-P
I whakaputaina: (2001)
mā: Tsai, Jeffrey J.-P
I whakaputaina: (2001)
The designer's guide to VHDL
mā: Ashenden, Peter J.
I whakaputaina: (2008)
mā: Ashenden, Peter J.
I whakaputaina: (2008)
Digital design an embedded systems approach using VHDL /
mā: Ashenden, Peter J.
I whakaputaina: (2008)
mā: Ashenden, Peter J.
I whakaputaina: (2008)
Computer principles and design in Verilog HDL /
mā: Li, Yamin
I whakaputaina: (2015)
mā: Li, Yamin
I whakaputaina: (2015)
FPGA prototyping by VHDL examples Xilinx Spartan-3 version /
mā: Chu, Pong P., 1959-
I whakaputaina: (2008)
mā: Chu, Pong P., 1959-
I whakaputaina: (2008)
Verilog Quickstart a practical guide to simulation and synthesis in Verilog /
mā: Lee, James M., 1962-
I whakaputaina: (2002)
mā: Lee, James M., 1962-
I whakaputaina: (2002)
Architectures for computer vision : from algorithm to chip with Verilog /
mā: Jeong, Hong
I whakaputaina: (2014)
mā: Jeong, Hong
I whakaputaina: (2014)
Model engineering in mixed-signal circuit design a guide to generating accurate behavioral models in VHDL-AMS /
mā: Huss, Sorin A. (Sorin Alexander)
I whakaputaina: (2001)
mā: Huss, Sorin A. (Sorin Alexander)
I whakaputaina: (2001)
Introduction to digital systems modeling, synthesis, and simulation using VHDL /
mā: Ferdjallah, Mohammed
I whakaputaina: (2011)
mā: Ferdjallah, Mohammed
I whakaputaina: (2011)
Embedded SOPC design with NIOS II processor and VHDL examples
mā: Chu, Pong P., 1959-
I whakaputaina: (2011)
mā: Chu, Pong P., 1959-
I whakaputaina: (2011)
FSM-based digital design using Verilog HDL
mā: Minns, Peter D.
I whakaputaina: (2008)
mā: Minns, Peter D.
I whakaputaina: (2008)
Digital design an embedded systems approach using Verilog /
mā: Ashenden, Peter J.
I whakaputaina: (2008)
mā: Ashenden, Peter J.
I whakaputaina: (2008)
Material synthesis : fusing the physical and the computational /
I whakaputaina: (2015)
I whakaputaina: (2015)
FPGA prototyping by Verilog examples Xilinx Spartan -3 version /
mā: Chu, Pong P., 1959-
I whakaputaina: (2008)
mā: Chu, Pong P., 1959-
I whakaputaina: (2008)
Design rules
mā: Baldwin, Carliss Y. (Carliss Young)
I whakaputaina: (2000)
mā: Baldwin, Carliss Y. (Carliss Young)
I whakaputaina: (2000)
Embedded SoPC design with NIOS II processor and Verilog examples
mā: Chu, Pong P., 1959-
I whakaputaina: (2012)
mā: Chu, Pong P., 1959-
I whakaputaina: (2012)
The codewriting workbook creating computational architecture in AutoLISP /
mā: Krawczyk, Robert J., 1949-
I whakaputaina: (2009)
mā: Krawczyk, Robert J., 1949-
I whakaputaina: (2009)
Digital fabrications architectural and material techniques /
mā: Iwamoto, Lisa, 1963-
I whakaputaina: (2009)
mā: Iwamoto, Lisa, 1963-
I whakaputaina: (2009)
Digital design using QuarkXPress 4
mā: Honeywill, Paul
I whakaputaina: (2002)
mā: Honeywill, Paul
I whakaputaina: (2002)
High definition : zero tolerance in design and production /
I whakaputaina: (2014)
I whakaputaina: (2014)
Description logic rules /
mā: Krötzsch, Markus
I whakaputaina: (2010)
mā: Krötzsch, Markus
I whakaputaina: (2010)
Mastering Revit architecture 2008
mā: Dzambazova, Tatjana
I whakaputaina: (2008)
mā: Dzambazova, Tatjana
I whakaputaina: (2008)
Digital workflows in architecture : designing design -- designing assembly -- designing industry /
I whakaputaina: (2012)
I whakaputaina: (2012)
Autodesk Revit Architecture 2014 essentials
mā: Duell, Ryan
I whakaputaina: (2013)
mā: Duell, Ryan
I whakaputaina: (2013)
Mastering Autodesk Revit architecture 2014
mā: Vandezande, James
I whakaputaina: (2013)
mā: Vandezande, James
I whakaputaina: (2013)
The soul of a new machine /
mā: Kidder, Tracy
I whakaputaina: (1981)
mā: Kidder, Tracy
I whakaputaina: (1981)
The digital turn in architecture 1992-2012
I whakaputaina: (2013)
I whakaputaina: (2013)
Design through digital interaction computing communications and collaboration on design /
mā: Peng, Chengzhi
I whakaputaina: (2001)
mā: Peng, Chengzhi
I whakaputaina: (2001)
Programming logic and design : introductory.
mā: Farrell, Joyce
I whakaputaina: (2006)
mā: Farrell, Joyce
I whakaputaina: (2006)
Logically determined design clockless system design with NULL convention logic /
mā: Fant, Karl M.
I whakaputaina: (2005)
mā: Fant, Karl M.
I whakaputaina: (2005)
Mastering Autodesk 3ds max 2013
mā: Harper, Jeffrey M.
I whakaputaina: (2012)
mā: Harper, Jeffrey M.
I whakaputaina: (2012)
Mastering Autodesk Revit Architecture 2013
mā: Read, Phil
I whakaputaina: (2012)
mā: Read, Phil
I whakaputaina: (2012)
Autodesk revit architecture 2013 no experience required /
mā: Wing, Eric
I whakaputaina: (2012)
mā: Wing, Eric
I whakaputaina: (2012)
GeoServer beginner's guide share and edit geospatial data with this open source software server /
mā: Iacovella, Stefano
I whakaputaina: (2013)
mā: Iacovella, Stefano
I whakaputaina: (2013)
Semantic matchmaking with nonmonotonic description logics /
mā: Grimm, Stephen
I whakaputaina: (2009)
mā: Grimm, Stephen
I whakaputaina: (2009)
CAD fundamentals for architecture /
mā: John, Elys
I whakaputaina: (2013)
mā: John, Elys
I whakaputaina: (2013)
The description logic handbook theory, implementation, and applications /
I whakaputaina: (2003)
I whakaputaina: (2003)
Proceedings of the 11th Joint International Computer Conference JICC 2005, Chongqing, China, 10-12 November 2005 /
I whakaputaina: (2005)
I whakaputaina: (2005)
Ngā tūemi rite
-
VHDL-2008 just the new stuff /
mā: Ashenden, Peter J.
I whakaputaina: (2008) -
Fundamentals of digital logic : with VHDL design /
mā: Brown, Stephen
I whakaputaina: (2009) -
Hybrid parallel execution model for logic-based specification languages
mā: Tsai, Jeffrey J.-P
I whakaputaina: (2001) -
The designer's guide to VHDL
mā: Ashenden, Peter J.
I whakaputaina: (2008) -
Digital design an embedded systems approach using VHDL /
mā: Ashenden, Peter J.
I whakaputaina: (2008)