Ferdjallah, M. (2011). Introduction to digital systems: Modeling, synthesis, and simulation using VHDL. Wiley.
Successfully copied to clipboard
Copying to clipboard failed
Chicago Style (17th ed.) Citation
Ferdjallah, Mohammed. Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL. Hoboken, N.J.: Wiley, 2011.
Successfully copied to clipboard
Copying to clipboard failed
MLA citiranje
Ferdjallah, Mohammed. Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL. Wiley, 2011.
Successfully copied to clipboard
Copying to clipboard failed
Opozorilo: Ti citati niso vedno 100% točni.