Ngā hua rapu - "Systems on a chip Design and construction."

  • E whakaatu ana i te 1 - 5 hua o te 5
Whakamahine hua
  1. 1

    ESL design and verification a prescription for electronic system-level methodology / Bailey, Brian, 1959-

    I whakaputaina 2007
    Ngā marau: “…Systems on a chip Design and construction.…”
    An electronic book accessible through the World Wide Web; click to view
    Tāhiko īPukapuka
  2. 2

    System-level modelling and design space exploration for multiprocessor embedded system-on-chip architectures Erbaş, Çağkan

    I whakaputaina 2006
    Ngā marau: “…Systems on a chip Design and construction.…”
    An electronic book accessible through the World Wide Web; click to view
    Tāhiko īPukapuka
  3. 3

    Designer's guide to the Cypress PSoC Ashby, Robert

    I whakaputaina 2005
    Ngā marau: “…Systems on a chip Design and construction.…”
    An electronic book accessible through the World Wide Web; click to view
    Tāhiko īPukapuka
  4. 4

    Designing SOCs with configured cores unleashing the Tensilica Xtensa and diamond cores / Leibson, Steve

    I whakaputaina 2006
    Ngā marau: “…Systems on a chip Design and construction.…”
    An electronic book accessible through the World Wide Web; click to view
    Tāhiko īPukapuka
  5. 5

    Metamodeling-driven IP reuse for SoC integration and microprocessor design Mathaikutty, Deepak A.

    I whakaputaina 2009
    Ngā marau: “…Systems on a chip Design and construction.…”
    An electronic book accessible through the World Wide Web; click to view
    Tāhiko īPukapuka