Hybrid parallel execution model for logic-based specification languages
Saved in:
Main Author: | Tsai, Jeffrey J.-P |
---|---|
Corporate Author: | ebrary, Inc |
Other Authors: | Li, Bing, 1960- |
Format: | Electronic eBook |
Language: | English |
Published: |
Singapore ; New Jersey :
World Scientific,
c2001.
|
Series: | Series on software engineering and knowledge engineering ;
v. 10. |
Subjects: | |
Online Access: | An electronic book accessible through the World Wide Web; click to view |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hybrid parallel execution model for logic-based specification languages
by: Tsai, Jeffrey J.-P
Published: (2001) -
VHDL for logic synthesis
by: Rushton, Andrew
Published: (2011) -
VHDL for logic synthesis
by: Rushton, Andrew
Published: (2011) -
Verilog Quickstart a practical guide to simulation and synthesis in Verilog /
by: Lee, James M., 1962-
Published: (2002) -
VHDL-2008 just the new stuff /
by: Ashenden, Peter J.
Published: (2008)