Anfonwch hwn fel neges destun: Verification techniques for system-level design