ebrary, Inc, Wang, L., Stroud, C. E., & Touba, N. A. (2008). System-on-chip test architectures: Nanometer design for testability. Morgan Kaufmann Publishers.
Dyfyniad Arddull Chicagoebrary, Inc, Laung-Terng Wang, Charles E. Stroud, and Nur A. Touba. System-on-chip Test Architectures: Nanometer Design for Testability. Amsterdam ; Boston: Morgan Kaufmann Publishers, 2008.
Dyfyniad MLAebrary, Inc, et al. System-on-chip Test Architectures: Nanometer Design for Testability. Morgan Kaufmann Publishers, 2008.
Rhybudd: Mae'n bosib nad yw'r dyfyniadau hyn bob amser yn 100% cywir.