Seol mar théacs é seo: Logic-timing simulation and the degradation delay model