Describir: Logic-timing simulation and the degradation delay model