Image de couverture de livre

QR Code

Comprehensive functional verification the complete industry cycle

Afficher d'autres versions (1)

Enregistré dans:

Détails bibliographiques
Auteur principal:	Wile, Bruce
Collectivité auteur:	ebrary, Inc
Autres auteurs:	Goss, John C., Roesner, W. (Wolfgang)
Format:	Électronique eBook
Langue:	anglais
Publié:	Amsterdam ; Boston : Elsevier/Morgan Kaufmann, c2005.
Sujets:	Integrated circuits > Verification. Computer engineering. Electronic books.
Accès en ligne:	An electronic book accessible through the World Wide Web; click to view
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Comprehensive functional verification the complete industry cycle
par: Wile, Bruce
Publié: (2005)

Verification by error modeling using testing techniques in hardware verification /
par: Radecka, Katarzyna
Publié: (2003)

Verification by error modeling using testing techniques in hardware verification /
par: Radecka, Katarzyna
Publié: (2003)

Verification of systems and circuits using LOTOS, Petri Nets, and CCS
par: Yoeli, Michael, 1917-
Publié: (2008)

Verification of systems and circuits using LOTOS, Petri Nets, and CCS
par: Yoeli, Michael, 1917-
Publié: (2008)

Verification techniques for system-level design
par: Fujita, Masahiro, 1956-
Publié: (2008)

Verification techniques for system-level design
par: Fujita, Masahiro, 1956-
Publié: (2008)

Compact models for integrated circuit design : conventional transistors and beyond /
par: Saha, Samar K.
Publié: (2016)

Compact models for integrated circuit design : conventional transistors and beyond /
par: Saha, Samar K.
Publié: (2016)

VLSI circuits for biomedical applications
Publié: (2008)

VLSI circuits for biomedical applications
Publié: (2008)

Digital circuit analysis and design with simulink modeling
par: Karris, Steven T.
Publié: (2007)

CMOS RFIC design principles
par: Caverly, Robert
Publié: (2007)

CMOS RFIC design principles
par: Caverly, Robert
Publié: (2007)

Digital circuit analysis and design with simulink modeling
par: Karris, Steven T.
Publié: (2007)

Understanding fabless IC technology
par: Hurtarte, Jeorge S.
Publié: (2007)

Understanding fabless IC technology
par: Hurtarte, Jeorge S.
Publié: (2007)

Alternative computer chips post-silicon circuits.
Publié: (2003)

Computer chips post-Moore's-law possibilities.
Publié: (2003)

Computer chips post-Moore's-law possibilities.
Publié: (2003)

Alternative computer chips post-silicon circuits.
Publié: (2003)

Computer chips post-Moore's-law possibilities.
Publié: (2003)

Computer chips post-Moore's-law possibilities.
Publié: (2003)

Beweiseignung : fortgeschrittener elektronischer signaturen /
par: Grigorjew, Olga
Publié: (2015)

Beweiseignung : fortgeschrittener elektronischer signaturen /
par: Grigorjew, Olga
Publié: (2015)

Wafer-level testing and test during burn-in for integrated circuits
par: Bahukudumbi, Sudarshan
Publié: (2010)

Advanced interconnects for ULSI technology
Publié: (2012)

Wafer-level testing and test during burn-in for integrated circuits
par: Bahukudumbi, Sudarshan
Publié: (2010)

Advanced interconnects for ULSI technology
Publié: (2012)

Adaptive cooling of integrated circuits using digital microfluidics
par: Paik, Philip Y.
Publié: (2007)

Adaptive cooling of integrated circuits using digital microfluidics
par: Paik, Philip Y.
Publié: (2007)

Designing bipolar transistor radio frequency integrated circuits
par: Sweet, Allen A., 1943-
Publié: (2008)

Designing bipolar transistor radio frequency integrated circuits
par: Sweet, Allen A., 1943-
Publié: (2008)

Linear integrated circuits /
par: Choudhury, D. Roy
Publié: (2017)

Linear integrated circuits /
par: Choudhury, D. Roy
Publié: (2017)

System-level design with Rosetta
par: Alexander, Perry
Publié: (2007)

System-level design with Rosetta
par: Alexander, Perry
Publié: (2007)

Mixed analog-digital VLSI devices and technology
par: Tsividis, Yannis
Publié: (2002)

Mixed analog-digital VLSI devices and technology
par: Tsividis, Yannis
Publié: (2002)

VLSI test principles and architectures design for testability /
Publié: (2006)