Imatge de la portada

Codi QR

Comprehensive functional verification the complete industry cycle

Veure altres versions (1)

Guardat en:

Dades bibliogràfiques
Autor principal:	Wile, Bruce
Autor corporatiu:	ebrary, Inc
Altres autors:	Goss, John C., Roesner, W. (Wolfgang)
Format:	Electrònic eBook
Idioma:	anglès
Publicat:	Amsterdam ; Boston : Elsevier/Morgan Kaufmann, c2005.
Matèries:	Integrated circuits > Verification. Computer engineering. Electronic books.
Accés en línia:	An electronic book accessible through the World Wide Web; click to view
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!

Ítems similars

Comprehensive functional verification the complete industry cycle
per: Wile, Bruce
Publicat: (2005)

Verification by error modeling using testing techniques in hardware verification /
per: Radecka, Katarzyna
Publicat: (2003)

Verification by error modeling using testing techniques in hardware verification /
per: Radecka, Katarzyna
Publicat: (2003)

Verification of systems and circuits using LOTOS, Petri Nets, and CCS
per: Yoeli, Michael, 1917-
Publicat: (2008)

Verification of systems and circuits using LOTOS, Petri Nets, and CCS
per: Yoeli, Michael, 1917-
Publicat: (2008)

Verification techniques for system-level design
per: Fujita, Masahiro, 1956-
Publicat: (2008)

Verification techniques for system-level design
per: Fujita, Masahiro, 1956-
Publicat: (2008)

Compact models for integrated circuit design : conventional transistors and beyond /
per: Saha, Samar K.
Publicat: (2016)

Compact models for integrated circuit design : conventional transistors and beyond /
per: Saha, Samar K.
Publicat: (2016)

VLSI circuits for biomedical applications
Publicat: (2008)

VLSI circuits for biomedical applications
Publicat: (2008)

Digital circuit analysis and design with simulink modeling
per: Karris, Steven T.
Publicat: (2007)

CMOS RFIC design principles
per: Caverly, Robert
Publicat: (2007)

CMOS RFIC design principles
per: Caverly, Robert
Publicat: (2007)

Digital circuit analysis and design with simulink modeling
per: Karris, Steven T.
Publicat: (2007)

Understanding fabless IC technology
per: Hurtarte, Jeorge S.
Publicat: (2007)

Understanding fabless IC technology
per: Hurtarte, Jeorge S.
Publicat: (2007)

Alternative computer chips post-silicon circuits.
Publicat: (2003)

Computer chips post-Moore's-law possibilities.
Publicat: (2003)

Computer chips post-Moore's-law possibilities.
Publicat: (2003)

Alternative computer chips post-silicon circuits.
Publicat: (2003)

Computer chips post-Moore's-law possibilities.
Publicat: (2003)

Computer chips post-Moore's-law possibilities.
Publicat: (2003)

Beweiseignung : fortgeschrittener elektronischer signaturen /
per: Grigorjew, Olga
Publicat: (2015)

Beweiseignung : fortgeschrittener elektronischer signaturen /
per: Grigorjew, Olga
Publicat: (2015)

Wafer-level testing and test during burn-in for integrated circuits
per: Bahukudumbi, Sudarshan
Publicat: (2010)

Advanced interconnects for ULSI technology
Publicat: (2012)

Wafer-level testing and test during burn-in for integrated circuits
per: Bahukudumbi, Sudarshan
Publicat: (2010)

Advanced interconnects for ULSI technology
Publicat: (2012)

Adaptive cooling of integrated circuits using digital microfluidics
per: Paik, Philip Y.
Publicat: (2007)

Adaptive cooling of integrated circuits using digital microfluidics
per: Paik, Philip Y.
Publicat: (2007)

Designing bipolar transistor radio frequency integrated circuits
per: Sweet, Allen A., 1943-
Publicat: (2008)

Designing bipolar transistor radio frequency integrated circuits
per: Sweet, Allen A., 1943-
Publicat: (2008)

Linear integrated circuits /
per: Choudhury, D. Roy
Publicat: (2017)

Linear integrated circuits /
per: Choudhury, D. Roy
Publicat: (2017)

System-level design with Rosetta
per: Alexander, Perry
Publicat: (2007)

System-level design with Rosetta
per: Alexander, Perry
Publicat: (2007)

Mixed analog-digital VLSI devices and technology
per: Tsividis, Yannis
Publicat: (2002)

Mixed analog-digital VLSI devices and technology
per: Tsividis, Yannis
Publicat: (2002)

VLSI test principles and architectures design for testability /
Publicat: (2006)