Verification by error modeling using testing techniques in hardware verification /
Saved in:
Main Author: | Radecka, Katarzyna |
---|---|
Corporate Author: | ebrary, Inc |
Other Authors: | Zilic, Zeljko |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston :
Kluwer Academic Publishers,
2003.
|
Series: | Frontiers in electronic testing ;
25. |
Subjects: | |
Online Access: | An electronic book accessible through the World Wide Web; click to view |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Verification by error modeling using testing techniques in hardware verification /
by: Radecka, Katarzyna
Published: (2003) -
VLSI test principles and architectures design for testability /
Published: (2006) -
VLSI test principles and architectures design for testability /
Published: (2006) -
Mixed analog-digital VLSI devices and technology
by: Tsividis, Yannis
Published: (2002) -
Mixed analog-digital VLSI devices and technology
by: Tsividis, Yannis
Published: (2002)