Wafer-level testing and test during burn-in for integrated circuits
Saved in:
Main Author: | Bahukudumbi, Sudarshan |
---|---|
Corporate Author: | ebrary, Inc |
Other Authors: | Chakrabarty, Krishnendu |
Format: | Electronic eBook |
Language: | English |
Published: |
Boston :
Artech House,
2010.
|
Series: | Artech House integrated microsystems series.
|
Subjects: | |
Online Access: | An electronic book accessible through the World Wide Web; click to view |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Wafer-level testing and test during burn-in for integrated circuits
by: Bahukudumbi, Sudarshan
Published: (2010) -
Power-constrained testing of VLSI circuits
by: Nicolici, Nicola
Published: (2003) -
Power-constrained testing of VLSI circuits
by: Nicolici, Nicola
Published: (2003) -
VLSI test principles and architectures design for testability /
Published: (2006) -
VLSI test principles and architectures design for testability /
Published: (2006)