APA način citiranja (7. izdanje)
Bahukudumbi, S., & Chakrabarty, K. (2010). Wafer-level testing and test during burn-in for integrated circuits. Artech House.
Čikaški stil citiranja (17. izdanje)
Bahukudumbi, Sudarshan, i Krishnendu Chakrabarty. Wafer-level Testing and Test During Burn-in for Integrated Circuits. Boston: Artech House, 2010.
MLA način citiranja (9. izdanje)
Bahukudumbi, Sudarshan, i Krishnendu Chakrabarty. Wafer-level Testing and Test During Burn-in for Integrated Circuits. Artech House, 2010.
Upozorenje: Ovi citati možda nisu uvijek 100% točni.