APA-ийн эшлэл(7 дахь хэвлэлт)
Bahukudumbi, S., & Chakrabarty, K. (2010). Wafer-level testing and test during burn-in for integrated circuits. Artech House.
Чикаго-гийн эшлэл (17 дахь хэвлэлт)
Bahukudumbi, Sudarshan, ба Krishnendu Chakrabarty. Wafer-level Testing and Test During Burn-in for Integrated Circuits. Boston: Artech House, 2010.
MLA -ийн эшлэл (9 дэх хэвлэлт)
Bahukudumbi, Sudarshan, ба Krishnendu Chakrabarty. Wafer-level Testing and Test During Burn-in for Integrated Circuits. Artech House, 2010.
Анхааруулга: Эдгээр ишлэлүүд үргэлж 100% үнэн зөв биш байж магадгүй.