Zaslat SMS: VHDL for logic synthesis