Hybrid parallel execution model for logic-based specification languages

類似資料

• VHDL for logic synthesis
  著者:: Rushton, Andrew
  出版事項: (2011)
• Verilog Quickstart a practical guide to simulation and synthesis in Verilog /
  著者:: Lee, James M., 1962-
  出版事項: (2002)
• VHDL-2008 just the new stuff /
  著者:: Ashenden, Peter J.
  出版事項: (2008)
• Architectures for computer vision : from algorithm to chip with Verilog /
  著者:: Jeong, Hong
  出版事項: (2014)
• FSM-based digital design using Verilog HDL
  著者:: Minns, Peter D.
  出版事項: (2008)