Pātuhitia tēnei: FPGA prototyping by Verilog examples