System-on-chip test architectures nanometer design for testability /
Furkejuvvon:
Searvvušdahkki: | ebrary, Inc |
---|---|
Eará dahkkit: | Wang, Laung-Terng, Stroud, Charles E., Touba, Nur A. |
Materiálatiipa: | Elektrovnnalaš E-girji |
Giella: | eaŋgalasgiella |
Almmustuhtton: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
c2008.
|
Ráidu: | Morgan Kaufmann series in systems on silicon.
|
Fáttát: | |
Liŋkkat: | An electronic book accessible through the World Wide Web; click to view |
Fáddágilkorat: |
Lasit fáddágilkoriid
Eai fáddágilkorat, Lasit vuosttaš fáddágilkora!
|
Geahča maid
-
System-on-chip test architectures nanometer design for testability /
Almmustuhtton: (2008) -
VLSI test principles and architectures design for testability /
Almmustuhtton: (2006) -
VLSI test principles and architectures design for testability /
Almmustuhtton: (2006) -
Power-constrained testing of VLSI circuits
Dahkki: Nicolici, Nicola
Almmustuhtton: (2003) -
Power-constrained testing of VLSI circuits
Dahkki: Nicolici, Nicola
Almmustuhtton: (2003)