System-on-chip test architectures nanometer design for testability /
Saved in:
Corporate Author: | ebrary, Inc |
---|---|
Other Authors: | Wang, Laung-Terng, Stroud, Charles E., Touba, Nur A. |
Format: | Electronic eBook |
Language: | English |
Published: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
c2008.
|
Series: | Morgan Kaufmann series in systems on silicon.
|
Subjects: | |
Online Access: | An electronic book accessible through the World Wide Web; click to view |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
System-on-chip test architectures nanometer design for testability /
Published: (2008) -
VLSI test principles and architectures design for testability /
Published: (2006) -
VLSI test principles and architectures design for testability /
Published: (2006) -
Power-constrained testing of VLSI circuits
by: Nicolici, Nicola
Published: (2003) -
Power-constrained testing of VLSI circuits
by: Nicolici, Nicola
Published: (2003)